ELSEVIER

Available at
www.ElsevierComputerScience.com
POWERED BY SCIENCE DIRECT®

Journal of Systems Architecture 49 (2003) 663–665

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Author index to volume 49 (2003)

Angst, G., see Drechsler, R. 521–528
Anguera, R., see Egan, C. 557–570
Aweya, J., M. Ouellette and D.Y. Montuno, A multi-queue TCP window control scheme with dynamic buffer allocation 369–385

Badawy, W., A VLSI architecture for video object motion estimation using a novel 2-D hierarchical mesh 331–344
Bartos, R., see Kannan, R. 297–314
Becker, J. and R. Hartenstein, Configware and morphware going mainstream 127–142
Benitez, D., Performance of reconfigurable architectures for image-processing applications 193–210
Berg, S.G., see Mermer, C. 315–330
Bernaschi, M., G. Iannello and M. Lauria, Efficient implementation of reduce-scatter in MPI 89–108
Blionas, S., see Masselos, K. 155–175
Bourgeois, J., E. Mory and F. Spies, Video transmission adaptation on mobile devices 475–484
Bruguera, J.D., see Piso, D. 543–555

Cha, H., J. Kim and R. Ha, Erratum to "Bandwidth constrained smoothing for multimedia streaming with scheduling support" [Journal of Systems Architecture 48 (2003) 353–366] 59–59
Chen, H.-C. and J.-C. Yen, A new cryptography system and its VLSI realization 355–367
Cheresiz, D., B. Juurlink, S. Vassiliadis and H.A.G. Wijshoff, Implementation of a streaming execution unit 599–617
Chidester, M.C., A.D. George and M.A. Radlinski, Multiple-path execution for chip multiprocessors 33–52
Chojnacki, A., see Jóźwiak, L. 227–246
Chojnacki, A., see Jóźwiak, L. 247–265
Clematis, A. and D. D'Agostino, Evolutions in parallel distributed and network-based processing 397–398
Cortés, L.A., P. Eles and Z. Peng, Modeling and formal verification of embedded systems based on a Petri net representation 571–598
Cupak, M., see Masselos, K. 155–175

D'Agostino, D., see Clematis, A. 397–398
Danelutto, M., HPC the easy way: new technologies for high performance application development and deployment 399–419
de Macedo Mourelle, L., see Nedjah, N. 387–396
Drechsler, R., W. Günther, T. Eschbach, L. Linhard and G. Angst, Recursive bi-partitioning of netlists for large number of partitions 521–528
Duato, J., see Martínez, J.C. 441–456
Dustdar, S. and H. Gall, Architectural concerns in distributed and mobile collaborative systems 457–473

Edwards, M. and L. Jóźwiak, Special-issue on reconfigurable systems 123–125
Edwards, M. and P. Green, Run-time support for dynamically reconfigurable computing systems 267–281
Egan, C., G. Steven, P. Quick, R. Anguera, F. Steven and L. Vintan, Two-level branch prediction using neural networks 557–570
Eles, P., see Cortés, L.A. 571–598
Entrena, L., see San Millán, E. 529–541
Eschbach, T., see Drechsler, R. 521–528
Espejo, J.A., see San Millán, E. 529–541

Feil, M. and A. Uhl, Motion-compensated wavelet packet zerotree video coding on multicomputers 75–87
Ferrari, A.B., see Skliarova, I. 211–226
Flich, J., see Martínez, J.C. 441–456

Gall, H., see Dustdar, S. 457–473
Garrido, M.J., C. Sanz, M. Jiménez and J.M. Meneses, A flexible architecture for H.263 video coding 641–661
George, A.D., see Chidester, M.C. 33–52
Gokhale, M., see Wolinski, C. 143–154
Gove, R., see Mermer, C. 315–330
Green, P., see Edwards, M. 267–281
Günther, W., see Drechsler, R. 521–528
Gutiérrez, E., O. Plata and E.L. Zapata, Optimization techniques for parallel irregular reductions 63–74

1383-7621/$ - see front matter © 2003 Elsevier B.V. All rights reserved.
doi:10.1016/S1383-7621(03)00181-4

Ha, R., see Cha, H. 59–59
Hartenstein, R., see Becker, J. 127–142
Hermida, R., see Molina, M.C. 505–519
Hiasat, A. and A. Sweidan, Residue number system to binary converter for the moduli set $(2^{n-1}, 2^n - 1, 2^n + 1)$ 53–58
Hsu, W.J., see Loh, P.K.K. 1–21

Iannello, G., see Bernaschi, M. 89–108

Jigang, W. and T. Srikanthan, An improved reconfiguration algorithm for degradable VLSI/WSI arrays 23–31
Jiménez, M., see Garrido, M.J. 641–661
Jóźwiak, L., see Edwards, M. 123–125
Jóźwiak, L. and A. Chojnacki, Effective and efficient FPGA synthesis through general functional decomposition 247–265
Jóźwiak, L., A. Ślusarczyk and A. Chojnacki, Fast and compact sequential circuits for the FPGA-based reconfigurable systems 227–246
Juurlink, B., see Cheresiz, D. 599–617

Kannan, R., S. Ray and R. Bartos, An optical switching architecture for hierarchical group communication 297–314
Kim, D., see Mermer, C. 315–330
Kim, J., see Cha, H. 59–59
Kim, Y., see Mermer, C. 315–330
Koelma, D., see Seinstra, F.J. 109–121
Krasniewski, A., Evaluation of delay fault testability of LUTs for the enhancement of application-dependent testing of FPGAs 283–296
Kuchcinski, K. and C. Wolinski, Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming 489–503

Larrea, M., On the weakest failure detector for hard agreement problems 345–353
Lauria, M., see Bernaschi, M. 89–108
Leung, S. and A. Postula, Functionally partitioned module-based programmable architecture for wireless base-band processing 177–192
Linhard, L., see Drechsler, R. 521–528
Loh, P.K.K. and W.J. Hsu, Fault-tolerance of Complete Josephus Cubes 1–21
López, C., see San Millán, E. 529–541
López, P., see Martínez, J.C. 441–456

Martínez, J.C., J. Flich, A. Robles, P. López and J. Duato, Supporting adaptive routing in IBA switches 441–456
Masselos, K., A. Pelkonen, M. Cupak and S. Blionas, Realization of wireless multimedia communication systems on reconfigurable platforms 155–175
McCabe, K., see Wolinski, C. 143–154
Mendías, J.M., see Molina, M.C. 505–519
Meneses, J.M., see Garrido, M.J. 641–661
Mermer, C., D. Kim, S.G. Berg, R. Gove and Y. Kim, Use of embedded DRAMs in video and image computing 315–330
Mohr, B., see Wolf, F. 421–439
Molina, M.C., J.M. Mendías and R. Hermida, Allocation of multiple precision behaviors for maximal bit level reuse of hardware resources 505–519
Montuno, D.Y., see Aweya, J. 369–385
Mory, E., see Bourgeois, J. 475–484

Nedjah, N. and L. de Macedo Mourelle, Fast reconfigurable systolic hardware for modular multiplication and exponentiation 387–396
Nuñez, A., see Theelen, B.D. 619–639

Ouellette, M., see Aweya, J. 369–385

Pelkonen, A., see Masselos, K. 155–175
Peng, Z., see Cortés, L.A. 571–598
Piñeiro, J.-A., see Piso, D. 543–555
Piso, D., J.-A. Piñeiro and J.D. Bruguera, Analysis of the impact of different methods for division/square root computation in the performance of a superscalar microprocessor 543–555
Plata, O., see Gutiérrez, E. 63–74
Podhorszki, N., see Vajda, F. 61–62
Postula, A., see Leung, S. 177–192

Quick, P., see Egan, C. 557–570

Radlinski, M.A., see Chidester, M.C. 33–52
Ray, S., see Kannan, R. 297–314
Reyes Suárez, V.V., see Theelen, B.D. 619–639
Robles, A., see Martínez, J.C. 441–456

San Millán, E., L. Entrena, J.A. Espejo and C. López, Theoretical comparison between sequential redundancy addition and removal and retiming optimization techniques 529–541
Sanz, C., see Garrido, M.J. 641–661
Seinstra, F.J. and D. Koelma, Incorporating memory layout in the modeling of message passing programs 109–121
Skliarova, I. and A.B. Ferrari, The design and implementation of a reconfigurable processor for problems of combinatorial computation 211–226
Ślusarczyk, A., see Jóźwiak, L. 227–246
Spies, F., see Bourgeois, J. 475–484
Srikanthan, T., see Jigang, W. 23–31
Steven, F., see Egan, C. 557–570
Steven, G., see Egan, C. 557–570
Stevens, M.P.J., see Theelen, B.D. 619–639
Sweidan, A., see Hiasat, A. 53–58

Theelen, B.D., A.C. Verschueren, V.V. Reyes Suárez, M.P.J. Stevens and A. Nuñez, A scalable single-chip multi-processor architecture with on-chip RTOS kernel 619–639

Uhl, A., see Feil, M. 75–87

Vajda, F. and N. Podhorszki, Parallel, distributed and network-based processing 61–62
Vassiliadis, S., see Cheresiz, D. 599–617
Verschueren, A.C., see Theelen, B.D. 619–639
Vintan, L., see Egan, C. 557–570

Wijshoff, H.A.G., see Cheresiz, D. 599–617
Wolf, F. and B. Mohr, Automatic performance analysis of hybrid MPI/OpenMP applications 421–439
Wolinski, C., M. Gokhale and K. McCabe, Polymorphous fabric-based systems: Model, tools, applications 143–154
Wolinski, C., see Kuchcinski, K. 489–503

Yen, J.-C., see Chen, H.-C. 355–367

Zapata, E.L., see Gutiérrez, E. 63–74

ELSEVIER

Available at
www.ElsevierComputerScience.com
POWERED BY SCIENCE DIRECT®

Journal of Systems Architecture 49 (2003) 667–668

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Subject index to volume 49 (2003)

Adaptive routing 441
Architecture platform 619
Atomic commit 345
Automatic domain decomposition 109

Backpropagation network 557
Binary exponentiation 387
Binary number system 53
Bit level allocation 505
Buffer allocation 369

ccNUMA shared memory multiprocessors 63
Chaotic system 355
Chip multiprocessor 33
Circuit synthesis 227, 247
Collective communication primitives 89
Combinational logic 247
Combinatorial problems 211
Components 399
Computational intensive applications 543
Computer architecture 193
Configurable computing 193
Congestion control 369
Consensus 345
Converters 53
Cryptography system 355

Data cache 315
Data distribution 75
Data locality 63
Degradable VLSI/WSI array 23
Delay faults 283
Design patterns 399
Discrete cosine transform 641
Distributed computing 345
Division 543
Dynamic buffer threshold 369

Embedded DRAM 315
Embedded system 619
Embedded systems 571
Event tracing 421

Failure detector 345
Fault-tolerance 1, 23, 345
Fault-tolerant routing 1
Formal verification 571
FPGA 193, 247, 641
FPGAs 227, 283
FPGA systems 267

Greedy algorithm 23

H.263 641
Hardware kernel 619
Hardware template 211
High level synthesis 505
High performance computing 399
Hypercube 1

InfiniBand 441
Information-driven synthesis 227
Instruction set extension 599
Intellectual property 641
Interconnection network 1
Irregular reductions 63

Latency 315
Learning vector quantisation network 557
Load balance 63
Logic synthesis 529
Low bit-rate video coding 641

Mediaprocessors 315
MIMD architectures 75
Mobile clients 475
Mobile collaborative systems 457
Model checking 571
Modeling 571
Montgomery algorithm 387
Motion compensation 75
Motion estimation 641
MPI 89, 109
Multimedia applications 599
Multimedia streaming 475

1383-7621/$ - see front matter © 2003 Elsevier B.V. All rights reserved.
doi:10.1016/S1383-7621(03)00182-6

Multiple precision specification 505
Multiple-path execution 33
Multiplicative inverses 53
Multi-processor 619
Multi-tasking 619

Network reliability 1
Neural branch prediction 557
NP-completeness 23

On-chip memory 315

Parallel algorithms 75, 89
Parallel computing 421
Parallel programming 399
Partitioning 63
Performance analysis 421
Performance characterization 89
Performance evaluation 193
Performance modeling 109
Petri nets 571
Pipelined architecture 641
Pipelining 599
Privatization 63
Process awareness 457

Real-time operating system 267, 619
Real-time protocol 475
Reconfigurable combinatorial processor 211
Reconfigurable computing 267
Reconfigurable systems 227
Reconfiguration 23
Redundancy addition and removal 529
Residue number system 53
Retiming 529
RISC 641
RSA-cryptosystems 387
Run-time configuration 267

Scalable content 475
Sequential circuits 227, 529
SimpleScalar 543
Skeletons 399
Software architecture 457
Square root 543
State assignment 227
Structured parallel programming models 399
Superscalar processors 543
System area networks 441
System-on-chip 619
Systems-on-a-chip 315

TCP window control 369
Technology mapping 247
Terminating reliable broadcast 345
Testability evaluation 283
Testing 283
Thread speculation 33
Two-level adaptive branch prediction 557

User interface 421

Video coding 75
Virtual addressing 441
VLSI design and verification 355

Wavelet packets 75
Wireless networks 475